Abstract-In this paper, various circuit and system level design challenges for nanometer-scale devices and single-electron transistors are discussed, with an emphasis to the functional robustness and fault tolerance point of view. A set of general guidelines is identified for the design of very high-density digital systems using inherently unreliable and error-prone devices. The fundamental principles of a highly regular, redundant, and scalable design approach based on fixed-weight neural networks and multiple-valued logic are presented. It is demonstrated that the proposed design technique offers significantly improved immunity to permanent and transient faults occurring at the transistor level, and that it results in graceful degradation of circuit performance in response to device failures.
I. INTRODUCTION
T HE phenomenal advancement of digital integrated circuits and VLSI over the last few decades was made possible mainly by a unique combination of factors, namely: 1) the availability of reliable, mass-producible basic building blocks, i.e., MOS transistors; 2) the capability of the manufacturing technologies to reduce the device dimensions and thereby increase the integration density on a continuous basis; 3) wide-spread use of well-defined levels of abstraction that enabled circuit and system designers to develop very complex integrated systems in a hierarchical manner; and 4) the availability of design tools that allowed the designers to increase their productivity in step with the increasing complexity of the systems. Yet as we explore the limits of very deep-submicron scaling, we are approaching a point where one or more of these factors will become questionable. As a result, many fundamental aspects related to digital circuit and system design will have to be reconsidered, especially taking into account the radically different properties of future nanometer-scale devices.
Aggressive scaling of MOSFET dimensions to near-10-nanometer scale is expected to produce a number of fundamental reliability issues related to irregular dopant distributions, parameter fluctuations, and continuity of the channel region. These issues will need to be addressed from the design point of view in order to ensure the feasibility of classical CMOS architectures built with nanometer-scale technologies. In parallel to the scaling of conventional CMOS devices, a wide range of nano-scale quantum device architectures and related technologies are being developed for future nano-scale computation. Single electron transistors (SETs) could be among the most interesting and promising candidates for future nano-electronics because of their particular functionality and complementary characteristics with respect to CMOS [1] , [2] . Some preliminary results demonstrated in recent years have also shown the prospect of using silicon-based fabrication technologies for the integration of SETs with CMOS devices [3] - [5] . While a number of successful SET logic applications have been reported by mimicking CMOS functionality, reliability-related questions such as background charge sensitivity [1] , [2] and room temperature operation [6] still remain among major issues to be solved for single electronics. Thus, the necessity to cope with intrinsic errors at the device and circuit level must be recognized as a key aspect of nanoscale systems design. To implement such robustness and fault tolerance, new circuit design approaches will need to be considered at the low level. The path to high-level (top-down) synthesis, however, should still follow the well-established route being used for CMOS logic architectures. As the integration density increases with shrinking device dimensions, the sheer number of devices (elementary function blocks, gates) already threatens to exceed the capabilities of established system design approaches in very deep-submicron technologies [7] - [9] . This observation also underlines the need to create fundamentally novel elementary function blocks on the one hand, and well-defined interfaces to the CMOS design flow on the other, so that the inherent advantages of both technologies can be exploited.
In the following, the fundamental principles of a highly regular, redundant, and scalable design approach based on fixed-weight neural networks and multiple-valued logic are presented. It is demonstrated that the proposed design technique offers significantly improved immunity to permanent and transient faults occurring at the transistor level, and that it results in graceful degradation of circuit performance in response to device failures. As such, the proposed design approach is equally suitable for systems consisting of fundamentally novel devices such as SETs, as well as for ultra high-density systems consisting of nanometer-scale "classical" CMOS devices.
The fundamental characteristics of single electron devices are introduced in Section II, along with the pertinent reliability concerns. Main observations on system-level design and robustness are summarized in Sections III and IV. The proposed fault tolerant circuit architecture is presented in Section V, followed by the simulation results in Section VI. Applications to low-yield cases are discussed in Section VII.
II. FUNDAMENTAL CHARACTERISTICS OF SINGLE-ELECTRON TRANSISTORS
The structure of the typical SET consists of an isolated conductive island (single-electron box) that is separated from the two external electrodes (source and drain) by tunneling junctions. The transfer of individual electrons between the electrodes and the isolated island can be controlled by the voltage that is applied to the gate electrode, based on the fundamental principle of Coulomb blockade. The dimensions of the conductive island and the tunneling junctions need to be in the order of a few nanometers to a few tens of nanometers. While larger device dimensions allow observable device operation at very low temperatures, the dimensions may need to be reduced to sub-nanometer levels in order to achieve Coulomb blockade near room temperature [2] .
The simplified structure of an SET is compared with that of a MOSFET in Fig. 1 . Indeed, the device is reminiscent of a typical MOSFET, but with a small conducting island embedded between two tunnel barriers, instead of the usual inversion channel. The current-voltage characteristics of the SET are shown in Fig. 2 , as a function of different gate voltage levels. At small drain-to-source voltages, there is no current since the tunneling rate is between the electrodes and the island is very low. This suppression of DC current at low voltage levels is known as the Coulomb blockade [2] . At a certain threshold voltage, the Coulomb blockade is overcome, and for higher drain-to-source voltages, the current approaches one of its linear asymptotes. The most important property of the single electron transistor is that the threshold voltage as well as the drain-to-source current in its vicinity, are periodic functions of the gate voltage. The physical reason for this periodicity is the fact that the conditions that govern the tunneling of charge between the electrodes and the isolated island can be established for consecutive, discrete states that correspond to the existence of integer multiples of an electron charge on the island. Still, it is evident that the device can be operated as a switch controlled by the gate electrode, capable of performing a number of tasks.
While the operation principles of the single electron transistor are dramatically different from those of classical MOS devices, the SET can also be seen, in very simple terms, as the limit case of MOSFET scaling where the traditional device behavior based on continuous charge flow in the conducting channel is replaced by discrete electron tunneling to the conducting island (electron box). In fact, one can conceivably think of few-electron (or several-electron) operation-as opposed to pure single-electron operation-to bridge the gap between classical MOSFETs and SETs. In any case, the novel properties of single-electron (or few-electron) devices appear to be offering some interesting and unconventional possibilities that can be exploited for the realization of switching functions.
It has already been shown that the input-output characteristics of an inverter can be realized by a simple complementary circuit that is constructed with two SET devices [4] , [12] . Realization of other elementary Boolean functions such as NAND, NOR, etc., have also been proposed using the SET devices [2] - [4] , [10] . The ability of the SET to operate with discrete charge levels makes it possible to construct functions that are based on multiple quantized input-output levels instead of the classical Boolean functions with two discrete levels. A SET-based quantizer circuit with possible applications in digital communications has been proposed in [13] and [14] . This property can be further exploited to achieve multiple-level logic functions, as described in the following sections.
While offering a number of potential advantages in terms of very high integration density and extremely low power dissipation, SET devices also have serious limitations in terms of output drive capability, speed and fan-out, which would restrict large-scale integration and interfacing with other system components. Hence, design of SET-CMOS interface circuits is already gaining importance, as evidenced by some of the proposed solutions in the literature [5] , [11] , [15] . Future systems will likely be based on a hybrid SET-CMOS architecture where intensive logic/memory functions are performed by very dense, regular arrays of SETs and the interface functions among blocks are performed by classical, high-speed CMOS components [4] , [16] , [17] .
One of the most significant difficulties of designing complex functions using SETs will be the inherent sensitivity of their characteristics to background charge fluctuations. This effect is the result of permanent or transient random variations in local charge due to fabrication irregularities, leakage, or external perturbations such as noise. Background charge effects may permanently or temporarily disrupt device function, rendering one or more SETs inoperative within a functional block in a random manner. To ensure reliable operation and to reduce the sensitivity of devices to background charge effects (especially at room temperature), the device dimensions must be reduced to sub-nanometer levels, which is not very feasible in the foreseeable future. A more likely scenario is that the functional blocks be designed with a certain degree of fine-grained, built-in immunity to such permanent and transient faults, such that they are capable of absorbing a number of errors and still be able to perform their functions. This type of pervasive fault tolerance, which is based on the implicit acceptance that a certain percentage of devices in the system will fail in a random fashion, may require a novel approach to robust design that is quite different from classical techniques of fault tolerance and redundancy.
III. OBSERVATIONS ON SYSTEM DESIGN ASPECTS
Many of the issues outlined in the previous sections suggest that significant innovations in device design and fabrication technologies will have to be accompanied by matching innovative solutions in terms of system-level design platforms and design methodologies. In fact, the development of novel device concepts and technologies must be conducted hand in hand with the development of logic circuit and system design methodologies in order to enable the design of highly complex systems.
To identify the important challenges involved in the design of system architectures based on nanoelectronic devices, it would be useful to review some of the characteristic aspects that are likely to influence system-level design. These issues include: 1) Accuracy and Reliability: The yield, the reliability and the accuracy of the basic building blocks (SETs) are expected to be inherently low due to fundamental limitations such as background charge effects. The low-level circuit architectures as well as high-level system architectures consisting of SET elements must incorporate a very high degree of redundancy, fault-immunity, fault-tolerance, self-diagnosis, and self-repair properties to cope with inaccuracy and reliability problems [18] . 2) Exploiting SET Characteristics: SET devices exhibit particular characteristics, which are quite distinct from classical MOSFETs in terms of device behavior. In certain cases, it may be beneficial to exploit these operational characteristics in order to implement novel circuit functions. 3) Low-Level Structural Regularity: To ensure a simple fabrication process, high device density, better control of parasitic effects and better yield, it may be preferable to build regular arrays of SETs rather than irregularly arranged devices and interconnects. This constraint may be relaxed later when the fabrication processes reach maturity. 4) Interconnect Issues: Long-distance interconnections between individual SET devices should be avoided. The interconnect problem is already becoming a dominant limitation for performance in conventional deep submicron CMOS technologies, and it is expected that the limitation would be much more severe for SET devices and technologies [7] . 5) SET/CMOS Interfaces: The electronic interface between SET and CMOS components must be clearly defined, and this should be treated as a key concern in system design. While it may be expected that individual SET devices can communicate with each other in close proximity and over very short distances, the interface to the external system components should be clearly defined over CMOS circuits. It was already mentioned that for the fabrication of novel nanoscale devices, there are potential advantages in following a technological path that is compatible with existing deep-submicron silicon CMOS technologies. Similarly, it is desirable to preserve the established top-down design flow approach for largescale systems, especially concerning the high-level specification, synthesis and optimization of functions. This issue will be addressed in more detail in the following sections.
IV. REALIZATION OF ROBUST FUNCTION BLOCKS
Over the last few years, many SET-based elementary Boolean logic operations have been demonstrated, mainly in an attempt to mimic the classical Boolean functionality using the new devices. Examples of such logic functions include basic NAND, NOR and inverter circuits [2] , [3] , [19] , binary counters [20] , and binary adder circuits [10] . Redundant design approaches based on NAND multiplexing, modular redundancy, and reconfiguration were also proposed [21] . While these proposals represent interesting possibilities of SET devices, straightforward realization of Boolean building blocks mimicking conventional CMOS functionality do not appear to properly address the issues of low-level fault tolerance and possible interconnect limitations in nanoelectronic devices [22] . Moreover, using conventional Boolean primitives to build larger systems and more complex functions would necessarily result in highly irregular structures (e.g., irregular placement of individual devices and their connections) at the local level, which is the case today for conventional CMOS full-custom and standard-cell designs. Such irregularity would be undesirable for SET devices, where the accurate prediction and control of inter-device parasitic effects would be very difficult. Recognizing this fact, logic circuit architectures based on SET-based memory arrays and programmable logic arrays (PLAs) have also been proposed recently [4] . The authors believe that such regular array architectures may have a better potential for realizing vastly complex functions using SET devices, compared to irregular circuit architectures. However, the reliability (fault-tolerance) problem must also be addressed properly.
One possible direction that was proposed for the realization of complex functions using SET devices involves the design of artificial neural network (ANN) architectures. This approach was proposed by several researchers [19] , [22] - [24] and realizations of basic ANN functionality were shown using SET structures. The main functionality of neural building blocks is based on computation of synaptic weighted-sum terms on each node.
With their unique characteristics, the SET devices appear to be good candidates for the implementation of such functions. But the main advantage of implementing SET-based neural function blocks would be the inherent hardware redundancy, error-tolerance and self-organization features of such ANN architectures, offering a very effective means to counteract the inherent weaknesses of SET devices, and providing a robust methodology for realization of highly complex systems. Thus, an SET-based neural network architecture would be expected to continue its operation even when some of its components fail to operate properly due to permanent and transient faults.
While offering some significant advantages in terms of system-level robustness, the classical ANN approach also has several difficulties associated with its implementation. The elementary synaptic functions can be realized by using SET devices, but the hardware realization of learning algorithms remains a problematic issue. Also, the interconnect density in general-purpose ANN architectures represents a serious limitation in terms of hardware complexity, which is exacerbated by the introduction of general-purpose learning/adaptation hardware. Finally, the classical ANN paradigms based on learning algorithms and self-adapting hardware are in stark contrast to the conventional, well established system design methodologies currently being used for CMOS VLSI systems. In the following, we will explore a design approach that borrows some of the fundamental aspects of ANN architectures such as replication of identical hardware blocks, low-level regularity, multiple functional layers, and regular, short-distance interconnections. At the same time, the proposed approach will avoid more problematic aspects such as ANN learning paradigms and adjustable weights, instead concentrating on robust realization of Boolean functions that can absorb a certain degree of random device failures within a function block.
V. FAULT-TOLERANT CIRCUIT ARCHITECTURE
The proposed fault-tolerant architecture consists of four layers in which the data is strictly processed in a feed-forward manner (Fig. 3) . The first layer is denoted as the input layer, accepting conventional Boolean (binary) signal levels. The core operation is performed in the second layer, which consists of a number of identical, redundant units implementing the desired logic function. It will be seen that the fault immunity increases with the number of redundant units, yet the operation is quite different from the classical majority-based redundancy. The third layer receives the outputs of the redundant logic units in the second layer, creating a weighted average with rescaling. Note that the output of the third layer becomes a multiple-valued logic level. Finally, the fourth layer is the decision layer where a binary output value is extracted using a simple threshold function. Fig. 4 shows the typical weighted-averaging and rescaling function that is performed by one of the third-layer blocks. It was already shown in the literature that this particular type of weighted-sum functions can be implemented quite easily with SET devices [25] . Similarly, proposals have been made to exploit the particular characteristics of SETs for the implementation of multiple-valued logic functions [26] , [27] . Note that in our approach, the multiple-valued logic levels are not used to increase the information content of a signal, rather, they serve as a mechanism that allows reducing the impact of random device failures on the global transfer function surface. Hence, the multiple-valued logic representation of the function provides an effective means for absorbing faults that would otherwise manifest themselves as catastrophic errors. In the simplest possible implementation, a single averaging block with equal weights already provides significant fault immunity. The benefits of this circuit architecture can be further increased by using multiple averaging units and/or different input weighting schemes.
Considering only the pull-down network that realizes a multivariable Boolean function, the condition for correct restoration of the output function under multiple device failures can be expressed as where is the allowable output noise margin, is the lowest level for "logic 1" output, is the nominal full-scale range for the output voltage, is the weight coefficient, is the actual output voltage of each unit in the second layer under the assumption of device failures, is the input voltage vector, and is the number of redundant units in the second layer. Note that represents the set of all m input combinations that are expected to produce a "logic 0" output in the undamaged gate, and represents the set of all outputs for each unit in the second layer, with or without device failures. It is assumed that the thresholding decision in the fourth layer is done at the halfway (50%) point between the lowest "logic 1" level and the highest "logic 0" level. A dual expression similar to the one given above can also be derived to define the conditions for the pull-up network. The fault-tolerant circuit design strategy described above can be used to construct simple standard-cell-like building blocks with a high level of functional immunity against possible permanent and transient device failures. A range of cells realizing Boolean primitives can be built with binary inputs (that are applied to multiple redundant logic blocks inside the cell) and binary outputs (that are produced as a result of the threshold decision inside the cell). This would allow the synthesis of complex systems with predesigned building blocks using the well established conventional design flow, while the device-level measures to enhance robustness and fault tolerance remain largely transparent to the designer. Fig. 5 shows the conceptual structure of a two-input NOR cell that contains three identical logic units to implement the NOR function, and the averaging-thresholding unit that produces the binary output. Since the averagingthresholding unit is essentially shared by many logic units in the second layer, it can be designed using larger-geometry CMOS devices. This would reduce the vulnerability of the averaging function with respect to random failures, and ensure sufficient output drive capability for the unit.
VI. SIMULATION EXAMPLES
To demonstrate the effectiveness of the proposed circuit architecture and to examine its immunity against multiple device failures, a few simple examples are presented in this section. The two-input NOR function is chosen here as a test case; other Boolean primitives or more complex functions can also be implemented using the same strategy. The first example consists of two identical logic blocks in the second layer, and one averaging block in the third layer. It is assumed that the NOR function blocks in the second layer are realized using the straightforward construction approach based on dual (series-parallel) switch networks, similar to the structure shown in Fig. 5 [4] . Each NOR block in the second layer receives two binary inputs, and produces one binary output. The outputs of the second layer are processed further in the averaging block to produce the multiple-valued output. As long as all devices operate correctly, three of the four possible input combinations will produce a logic-zero output in both of the second-layer logic blocks, and only one input combination, "00" will produce a logic-one output. Fig. 6 shows the output level of the averaging block, for correct operation. It can be seen that the transfer function surface generated at the output of the averaging block clearly reproduces the expected two-input NOR function, with the fourth-layer decision threshold set as shown. Note that the input-output behavior presented here is not particularly influenced by the circuit implementation of the logic function blocks in the second layer, nor by the realization of the averaging function in the third layer. The fundamental characteristics of the proposed architecture are largely independent of the specific implementation of the logic function blocks and the averaging block.
Two types of simple faults are considered for the devices in all layers: stuck-on and stuck-off. These faults can be the manifestations of permanent defects due to manufacturing problems, background charge fluctuations, or transient device failures due to external influences. Obviously, the fault models can be refined to reflect other, more subtle kinds of failures. We believe, however, that the simple stuck-on/stuck-off fault model provides a sufficiently accurate representation to explore the efficiency of the proposed design approach. Also, possible failure modes due to interconnects between the gates have been neglected in this study, but they can be introduced later.
Considering random device failures, it can be shown that the proposed architecture can successfully absorb all single faults occurring anywhere in the second layer, as long as there are two or more identical logic units in the second layer. This is a property that can only be achieved using three or more redundant units in the conventional approach based on majority voting. Furthermore, the new circuit architecture is capable of producing correct output behavior even when some devices in the third layer (averaging block) are faulty. This is in stark contrast to the limited fault immunity of conventional redundant systems where even a single fault in the majority decision block cannot be tolerated. The significant benefits of the proposed design approach become evident especially when considering multiple device failures. Fig. 7 shows the output transfer function surface of the circuit described above (two identical NOR blocks in the second layer, one averaging block in the third layer) where a total of four devices are assumed to be faulty. It can be seen that the correct output behavior can be extracted by setting the decision threshold level as shown. A fixed decision threshold level appears to be sufficient in most cases, while dynamically adjustable decision threshold levels may further increase the flexibility of the proposed approach. Fig. 8 shows the third-layer output transfer function surfaces of the NOR circuit with two redundant logic units, under the assumption of several different (single or multiple) device failures. It is seen that the multiple-valued output level of the averaging block is capable of preserving the essential function in most of the cases, and that the correct Boolean output can be extracted by applying a simple decision threshold, however, at the expense of reduced noise margins. As mentioned earlier, the failure immunity of the proposed circuit architecture increases with the Fig. 6 . Output transfer function generated by the averaging layer of the two-input NOR circuit with two redundant units, showing correct operation (no device failures). The fourth-layer decision threshold is also indicated. Fig. 7 . Output transfer function generated by the averaging layer of the two-input NOR circuit with two redundant units, assuming a total of four device failures in both of the second-layer logic blocks. It is seen that the correct output can still be obtained with the proper threshold decision in the fourth layer.
number of identical, redundant logic blocks used in the second layer. Fig. 9 shows the output transfer surfaces of the NOR circuit with three redundant logic units in the second layer, again assuming single or multiple device failures.
The graceful degradation of the transfer function surface suggests that the proposed circuit architecture is capable of absorbing a large variety of faults and still producing the correct Boolean output. In comparison to classical triple redundancy with majority voting, note that the proposed approach is capable of withstanding single device failures using two redundant units only (redundancy factor of ). Also, the correct output function can still be obtained in a large number of cases with multiple device failures. This would not be the case for triple redundancy with majority voting, where the probability of correct operation drops very sharply with the number of device failures.
The capability to withstand multiple device failures with a small number of redundant units would be especially valuable in cases with very high-defect density, where classical triple redundancy has very limited utility.
The fault-tolerant design approach described here is not limited to the mappings of two input variables onto one output variable, and it can be extended to the cases where more input and/or output variables are involved. These cases require adaptive systems, where the output thresholds should be multiple, and should be adjusted in real time. Fig. 10 shows the 4-input variables onto 1-output variable mapping of the following Boolean function: where three identical function blocks are used in the second layer, to ensure robust operation. The number of transistors needed to synthesize , i.e., the number of transistors in each function block is 40. The entire circuit with three identical units in the second layer has a total of 125 transistors. In the specific example here, 44 out of these 125 devices are allowed to fail (either stuck-on or stuck-off). It can be seen that the correct output function surface can still be reconstructed, even with a device failure rate of close to 30%.
VII. APPLICATIONS TO LOW YIELD CASES AND LARGE-SCALE SYSTEM DESIGN
The level of immunity that is provided against device failures by using the proposed circuit design approach can be quantitatively demonstrated by considering the overall probability of correct operation, as a function of the device failure probability in that particular function block. For this analysis, first examine the realization of the two-input NOR function described in the previous section, based on two identical redundant logic blocks in the second layer (i.e.,
) and one averaging block in the third layer. It is assumed that one or more devices suffer a stuck-on or stuck-off fault, and that the failure(s) can occur in a completely random manner in any of the redundant logic blocks. 1 All single device failures and all multiple device failure combinations have been tested exhaustively in order to provide a realistic assessment of the circuit reliability. Possible device failures affecting the averaging block or the threshold decision layer have not been considered in the following analysis. Fig. 11 shows the probability of correct operation for the two-input NOR circuit with two redundant units, as a function of the device failure probability. It can be seen that correct circuit operation can be obtained with a random device failure probability of as high as 0.1. This would already correspond to a high defect density (or background charge fluctuation). The probability of correct operation drops gradually for higher device failure rates, yet the tendency of this deterioration clearly shows a graceful degradation rather than a sharp decline. It is worth noting that using only two redundant units would not provide any immunity against single faults in the conventional majority voting approach; a minimum of three redundant logic units and a fault-free majority decision block would be needed to achieve a comparable level of immunity.
The level of fault immunity can be further increased using three identical logic blocks in the second layer, as shown in Fig. 12 . Here, correct circuit operation is ensured with a device failure probability of close to 0.2, and relatively high levels of correct operation probability are obtained for device failure rates of up to 0.25. As in the previous case, the decline of correct circuit operation probability is gradual, indicating a graceful degradation of circuit behavior. By contrast, triple redundancy with majority voting can ensure correct operation for a device failure rate of up to 0.08, and the probability of correct operation drops sharply for higher device failure rates. Hence, the proposed circuit design approach based on weighted averaging of redundant units is shown to provide a significant level of immunity against permanent or transient random device failures. Also note that the probability of correct operation can be further improved by increasing the number of redundant logic blocks in the second layer.
The dependence of device failure probability and function (unit cell without fault tolerance) failure probability to defect density is given in Table I , for different values of integration density. The assumptions made for this analysis are: 1) the defects considered are atomic-level structural faults that are not dependent on individual device locations; 2) the defects are considered to be random and independent of each other; and 3) each defect is assumed to influence an area of 10 nm . It can be seen from Table I that higher defect densities in the order of nm rapidly lead to complete device/function failure, especially if the integration density is high.
Regarding the design of complex VLSI/ULSI systems consisting of inherently failure-prone devices, it may be desirable to adopt the established top-down digital design flow approach, especially concerning the high-level specification, synthesis, and optimization of functions. This approach would ensure the continued use of existing large-scale system design paradigms to a large extent, while enabling the utilization of novel fabrication and device technologies that may result in high failure rates. To allow a seamless transition from conventional technologies to novel device technologies such as SET, one might consider using standard cell (macro) libraries that are designed with built-in redundancy and fault tolerance features within each cell [ Fig. 13(a) ]. Following the example shown in Fig. 5 , each cell would contain a certain number of identical redundant logic units, and a simple averaging and thresholding unit to produce the output(s). The repetitive features within each cell would also ensure a degree of fine-grained regularity that is preferable for circuits built with nanometer scale devices. Alternatively, a conceptual view of a regular array-based system architecture is shown in Fig. 13(b) , which consists of high density SET function arrays, CMOS interface circuits and micro-scale long distance (global) interconnect wiring network [4] , [16] .
Thus, the RTL synthesis and logic optimization would be accomplished based on the Boolean function libraries that are very similar to those used in conventional synthesis. At this level, the particular issues related to nanometer-scale devices and the possible solutions concerning robust operation, reliability and fault tolerance should remain completely transparent to the designer (Fig. 14) .
The physical mapping phase to create the mask level layout from the optimized netlist would be based on pre-designed, robust function blocks with built-in fault immunity. Each block corresponding to a particular function (either Boolean primitives or more complex functions) would be treated as a macro module where the input-output characteristics are well defined, and the internal circuit design contains special provisions to offer increased immunity against random device failures. This design flow based on "inherently robust standard cells" or "robust macros" could also be complemented and enhanced with conventional, system-level fault tolerance measures such as block redundancy, self-diagnosis, and error detection/correction.
VIII. CONCLUSION
In this paper, various circuit and system level design challenges for nanometer-scale devices and SET are discussed, especially concentrating on the functional robustness and emphasizing the fault tolerance point of view. The main issues are identified for the design of very high-density digital systems using inherently unreliable and error-prone devices. The fundamental principles of a highly regular, redundant, and scalable design approach based on fixed-weight neural networks and multiple-valued logic are presented. The proposed circuit architecture, based on redundant layers arranged in a feed-forward manner, is capable of absorbing the effects of multiple simultaneous device failures and still offering a high probability of correct operation. This approach is fundamentally different from the conventional logic redundancy strategies that rely on multiple identical units and majority decisions on their outputs. It is demonstrated that the proposed design technique offers significantly improved immunity to permanent and transient faults occurring at the transistor level, and that it results in graceful degradation of circuit performance in response to device failures. We believe that the design technique presented in this paper can be adopted to a wide variety of cases to address the potential reliability limitations of novel nanometer-scale devices.
